BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20181221T160904Z
LOCATION:C2/3/4 Ballroom
DTSTART;TZID=America/Chicago:20181113T083000
DTEND;TZID=America/Chicago:20181113T170000
UID:submissions.supercomputing.org_SC18_sess322_post229@linklings.com
SUMMARY:OpenACC to FPGA: A Directive-Based High-Level Programming Framewor
 k for High-Performance Reconfigurable Computing
DESCRIPTION:Poster\nTech Program Reg Pass, Exhibits Reg Pass\n\nOpenACC to
  FPGA: A Directive-Based High-Level Programming Framework for High-Perform
 ance Reconfigurable Computing\n\nLee, Lambert, Kim, Vetter, Malony\n\nAcce
 lerator-based heterogeneous computing has become popular solutions for pow
 er-efficient high performance computing (HPC).  Along these lines, Field P
 rogrammable Gate Arrays (FPGAs) have offered more advantages in terms of p
 erformance and energy efficiency for specific workloads than other acceler
 ators.  Nevertheless, FPGAs have traditionally suffered several disadvanta
 ges limiting their deployment in HPC systems, mostly due to the challenges
  of programmability and portability.  We present a directive-based, high-l
 evel programming framework for high-performance reconfigurable computing. 
  It takes a standard, portable OpenACC C program as input and generates a 
 hardware configuration file for execution on FPGAs.  We implemented this p
 rototype system in our open-source OpenARC compiler, which uses the Altera
  OpenCL compiler as its backend.  Preliminary evaluation of the proposed f
 ramework on an Intel Stratix~V with five OpenACC benchmarks demonstrates t
 hat our proposed FPGA-specific compiler optimizations and novel OpenACC pr
 agma extensions assist the compiler in generating more efficient FPGA prog
 rams.
URL:https://sc18.supercomputing.org/presentation/?id=post229&sess=sess322
END:VEVENT
END:VCALENDAR