BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20181221T160730Z
LOCATION:D171
DTSTART;TZID=America/Chicago:20181113T163000
DTEND;TZID=America/Chicago:20181113T170000
UID:submissions.supercomputing.org_SC18_sess269_exforum119@linklings.com
SUMMARY:CCIX: Seamless Data Movement for Accelerated Applications
DESCRIPTION:Exhibitor Forum\nData Management, Workflows\n\nCCIX: Seamless 
 Data Movement for Accelerated Applications\n\nSingh\n\nCCIX or Cache Coher
 ent Interface for Accelerators is a chip-to-chip interconnect architecture
  specification created to solve the performance and efficiency challenges 
 of emerging acceleration applications such as machine learning, network pr
 ocessing, storage/memory expansion, and analytics that combine processing 
 and acceleration. \n\nThe CCIX Consortium has released the production revi
 sion of the CCIX Base Specification 1.0 that enables seamless data sharing
  in heterogeneous compute systems between CPUs, Accelerators and Memory ex
 pansion devices. The CCIX specification leverages the PCI Express™ 4.0 arc
 hitecture and ecosystem while increasing the throughput to 25GT/s per lane
 . \n\nIn this Exhibitor Forum, CCIX Consortium members will discuss the ad
 vancements CCIX brings to the system hardware and software architecture, a
 nd the use cases that benefit from the cache coherent shared virtual memor
 y paradigm and driverless data movement between processors and accelerator
 s including FPGAs, GPUs, network/storage adapters, intelligent networks an
 d custom ASICs.
URL:https://sc18.supercomputing.org/presentation/?id=exforum119&sess=sess2
 69
END:VEVENT
END:VCALENDAR